

A 113.7dB-DR BW/Power Scalable Sensor Readout IC with a 1600× Scaling Range and a Dynamic-Filtering Bootstrapped Switch

Xinjie Wu¹, Junwen Zhang¹, Ziyu Guo¹, Tianyan Hua¹, Hui Zhang¹, Huizhu Zhang¹, Xiaopeng Yu¹, Zhong Tang^{2*}

¹School of Integrated Circuits, Zhejiang University, Hangzhou, China;

²Zhejiang Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Hangzhou, China.

* Corresponding author (Email: tangzhong@xidian.edu.cn)

Abstract—This paper presents the first reported bandwidth (BW)/power scalable sensor readout IC (ROIC), which consists of a programmable gain amplifier (PGA), a discrete-time (DT) $\Delta\Sigma$ modulator ($\Delta\Sigma$ M), and a dynamic bandgap reference (BGR), achieving a 1600× scaling range. To mitigate noise folding due to sampling, a bootstrapped switch with an embedded anti-aliasing filter is proposed, yielding up to 37% noise power suppression across the entire scaling range. Fabricated in a 180-nm CMOS process, the proposed fully scalable ROIC achieves a dynamic range of 113.7 dB, a minimum input-referred noise of 1.4 μV_{rms} , and a gain error of $\pm 0.27\%$ from -40°C to 125°C .

Keywords—bandwidth/power scalable, readout IC, anti-aliasing filter, bootstrapped switch, frequency-controlled current source.

I. INTRODUCTION

The evolving IoT and wearable device markets require versatile sensor interfaces to handle diverse sensor signals with widely varying BWs (sub-10 Hz to kHz) and amplitudes (μV to V). To maintain high energy efficiency across such disparate scenarios, BW/power scalable [1], [2] sensor ROICs are desired. This allows IP reuse across different products, resulting in more agile design.

To adapt to different input amplitudes, a sensor ROIC usually consists of a PGA, an ADC, and a BGR (Fig. 1(a)). Although BW/power scalable DT ADCs have been reported [2], [3], conventional PGAs and BGRs typically consume constant static power, limiting the overall system scalability [4], [5]. Moreover, to drive the DT ADC, the BW of the PGA should be much larger than the ADC's sampling frequency (f_s), resulting in significant noise folding (Fig. 1(b)). Inserting a dynamic RC filter can alleviate this issue [6], but the fixed cutoff frequency (f_{cut}) is incompatible with the scalable f_s . Although the floating-inverter amplifier (FIA) leverages its intrinsic dynamic BW to suppress noise folding [7], it suffers from limited PVT robustness.

To address these challenges, this work proposes a sensor ROIC employing a cascoded frequency-controlled current source (FCCS) and a dynamic-filtering bootstrapped (BST) switch. This architecture not only enables global BW/power scalability but also ensures stable anti-aliasing and settling performance, achieving a 1600× scaling range.

II. PROPOSED BW/POWER SCALABLE ROIC

A. Proposed ROIC Enabled by a Cascoded FCCS

Fig. 2(a) shows the block diagram of this work, comprising a PGA, a DT $\Delta\Sigma$ M, and a dynamic BGR. Instead of using FIAs [7], [8], more stable statically biased




Fig. 1. (a) Typical ROIC architecture. (b) Prior art of ROICs with anti-aliasing techniques.




Fig. 2. (a) Proposed BW/power scalable ROIC. (b) Topology and simulation results of the cascoded FCCS.

amplifiers are adopted in the PGA and DT $\Delta\Sigma$ M. To achieve BW/power scalability, a capacitively biased diode (CBD)-based FCCS is employed to provide the global bias current [9]. As shown in Fig. 2(b), the pre-charged capacitor C_F is discharged through the diode-connected MOSFET M_D . By setting the discharge duration to $1/f_s$, a bias current I_D proportional to f_s is obtained, which is then mirrored to other blocks. Compared to [9], a cascode MOSFET M_C is added to boost the output impedance, reducing the supply sensitivity. The ping-pong operation is retained from [9] to ensure continuous bias generation. Thanks to the cascoded FCCS, the global bias current scales linearly with f_s , achieving a $>2000\times$ scaling range in simulation.




Fig. 3. (a) Principle and (b) circuit implementation of the proposed BST with AAF.




Fig. 4. Circuit implementation of the PGA.

B. Bootstrapped Switch with Embedded AAF

To mitigate the noise folding between the PGA and DT $\Delta\Sigma$, a BST switch with an embedded dynamic anti-aliasing filter (AAF) is proposed (Fig. 3(a)). At the beginning of the sampling phase ($\Phi_2=1$), the sampling switch M_S is configured as the conventional BST switch, with its gate voltage boosted to $V_{DD}+V_I$ to achieve a signal-independent R_{ON} . This ensures fast settling with low distortion. After settling, the switch M_S is driven by a dynamic gate voltage (V_D+V_I), where V_D is generated by the CBD circuit and is proportional to $\ln(1/t)$ (t is the discharge duration) [10]. As V_D decays, M_S enters the sub-threshold region rapidly, where its R_{ON} increases approximately linearly with t (Fig. 3(a)). By defining the discharge duration $t=k/f_s$, the resulting R_{ON} of M_S scales with $1/f_s$. Together with the subsequent sampling




Fig. 5. Circuit implementation of the 3rd-order 1-bit DT $\Delta\Sigma$ M and embedded dynamic BGR.




Fig. 6. Die micrograph.

capacitor C_S (0.64 pF), an AAF with a scalable f_{CUT} is realized. To balance linearity and noise suppression, k is set to ~ 0.125 . As illustrated in Fig. 3(b), the proposed BST switch employs a dual-loop architecture. The inner loop provides the basic timing signals and PMOS biasing as the conventional BST switch [11], while the outer loop generates the frequency-controlled V_D for M_S . It has three operation phases: Reset ($\Phi_1=1$): $C_{B1/2}$ are pre-charged while M_S is held off. Fast-Settling ($\Phi_2=1, \Phi_{2_DF}=0$): The top-plate voltages $V_{T1,2}$ of $C_{B1,2}$ are boosted to $V_{DD}+V_I$. Filtering ($\Phi_2=1, \Phi_{2_DF}=1$): After settling, the thick-oxide device M_2 is activated by a boosted clock Φ_{2_DF} to discharge C_{B2} through the diode-connected M_1 , generating the frequency-controlled V_D ($=V_{GS,M1}$) for the sampling switch M_S .

C. CCIA-Based Programmable Gain Amplifier

The PGA is implemented as a capacitively-coupled chopper instrumentation amplifier (CCIA) (Fig. 4). To extend the DR, its gain is 3-bit programmable ($C_{IN}=1-128 \times C_F$, $C_F=300\text{fF}$). To suppress flicker noise and offset, nested chopping (at $f_s/4$ and $f_s/128$) is employed [12]. The OTA is implemented as a two-stage amplifier with a telescopic-cascode 1st stage and a common-source 2nd stage to provide a $>100\text{dB}$ open-loop gain. As in [13], an area-efficient duty-cycled resistor ($R=4 \times 300\text{k}\Omega$, on-time $\approx 3\text{ns}$) is placed across the input and output of the OTA to define the input DC bias and reduce the chopping ripple. To ensure loop stability over the wide f_s scaling range, Ahuja compensation [14] is adopted instead of conventional Miller compensation, as the latter requires a nulling resistor that cannot scale with f_s . Moreover, the compensation capacitor C_C (0.26pF to 4.45pF) scales inversely with C_{IN} , stabilizing the closed-loop BW across different gains while maintaining loop stability. To boost the input impedance, a positive feedback loop ($C_{PFL}=C_F$) is adopted [15].





Fig. 7. (a) Measured spectra at gain=1/128 and (b) DRs across PGA gains (1–128) at $f_s = 0.5\text{MHz}$.




Fig. 8. Measured IRN vs. (a) PGA gain; (b) f_s with and without AAF at gain=16/64.

D. DT $\Delta\Sigma\text{M}$ and Embedded Dynamic BGR

The PGA output is digitized by a 3rd-order 1-bit CIFF DT $\Delta\Sigma\text{M}$ (Fig. 5). To achieve BW/power scalability, a CBD-based dynamic BGR is embedded within the $\Delta\Sigma\text{M}$ [1]. It consists of a PTAT and a CTAT DAC, where $C_{\text{REF}1}$ (6.8 pF) and $C_{\text{REF}2}$ (0.8 pF) discharge through diode-connected PNPs $Q_{1,2}$ (1:15) and Q_3 to produce ΔV_{BE} and V_{BE} , respectively. As in [1], the discharge duration is controlled by an on-chip RC delay circuit, effectively decoupling these reference voltages from the scalable f_s . They are then directly summed within the first integrator of the $\Delta\Sigma\text{M}$. Thanks to the preceding PGA gain, the kT/C noise contributed by both the $\Delta\Sigma\text{M}$ and the BGR can be effectively suppressed.




Fig. 9. Measured power consumption, peak SNDR, gain error, and NEF vs. f_s .




Fig. 10. Measured gain errors of eight samples across PGA gains and temperatures, and gain variation across supply voltages.

III. MEASUREMENT RESULTS

The prototype is fabricated in a 180-nm CMOS process with an active area of 0.35mm^2 (Fig. 6). Operating at a typical f_s of 0.5MHz, the ROIC achieves an SNDR of 81.55dB (2V_{PP} input, gain=1) and 70.95dB (17.5mV_{PP} input, gain=128), respectively (Fig. 7(a)). Measured across different PGA gains (1–128), it achieves a DR of 113.7 dB (Fig. 7(b)).

At low gains, the input-referred noise (IRN) is dominated by the $\Delta\Sigma\text{M}$ and the BGR, while their IRN contribution is effectively suppressed at high gains, achieving a minimum IRN of 1.4μVrms (Gain=128) (Fig. 8(a)). With the proposed dynamic AAF, the noise power can be suppressed by 17% to 37% across a $1600\times f_s$ scaling range (Fig. 8(b)).

As shown in Fig. 9, within this scaling range, the ROIC maintains a stable SNDR ($\Delta < \pm 3\text{dB}$) and a gain variation $< \pm 0.34\%$, while exhibiting linear scaling in power consumption. This leads to a stable NEF of ~ 12.7 across the entire frequency range.

To verify the robustness, eight samples were evaluated across different gains (1–128) and temperatures (-40°C to

125°C), as shown in Fig. 10. After a simple batch-calibration, they demonstrate gain errors of $\leq \pm 0.21\%$ at room temperature and $\leq \pm 0.27\%$ over temperatures. The measured temperature coefficients (TCs) range from 11.06 to 16.33 ppm/°C. Under supply variations (1.7V–2.0V), the measured gain variation is less than $\pm 0.35\%$.

Table I summarizes the performance of this work and compares it with the state-of-the-art designs. To the best of the authors' knowledge, this is the first reported fully scalable ROIC integrating PGA, ADC, and BGR. It shows stable performance over a $1600\times$ scaling range and achieves a 113.7-dB DR.

TABLE I. COMPARISON WITH THE STATE OF THE ART

	This work	ISSCC'24 [1]	ESSERC'24 [7]	JSSC'22 [4]
Architecture	CCIA+DTA Σ M + VREF	DTA Σ M + VREF	CC(FIA)-DTA Σ M	PGA+CTA Σ M
Tech. [nm]	180	130	22	180
Supply [V]	1.8	1.2	1.8/0.9	1.2/0.8
Area [mm ²]	0.35	0.20	0.038	0.72
BW/Power Scalable	Yes	Yes	Yes	No
Include Reference	Yes	Yes	No	No
Gain Range	1-128 (8 steps)	N.A.	20	1, 8-256 (7 steps)
Input Range	17.5mV _{pp} (G=128) / 2.0V _{pp} (G=1)	2.4V _{pp}	128mV _{pp}	8mV _{pp} (G=256) / 1.6V _{pp} (G=1)
f _s [Hz]	1.25k-2M (1600 $\times$)	25k-1.5M (60 $\times$)	1M-5M (5 $\times$)	1.92M
BW [Hz]	4.9-7.8k	98-5.9k	3.9k-19.5k	5k
Power [μ W]	0.4-937	1.7-50.8	64-265	13.6
IRN [μ Vrms]	1.4 (G=128) / 49.9 (G=1) ^a	46.8	2.6	6.1 (G=256)
NEF	12 (f _s =1.25k) / 12.9 (f _s =50k) / 13.3 (f _s =2M) ^b	157.7	9.3 ^c	9.5 (G=256) ^c
DR [dB]	113.7	87.1	84.9	99.5
TC [ppm/°C] (-40°C-125°C)	11-16 (0-pt)	16-29 (0-pt)	N.A.	N.A.
Inaccuracy (-40°C-125°C)	$\pm 0.27\%$ (0-pt)	$\pm 0.26\%$ (0-pt)	N.A.	N.A.

^a G denotes the PGA gain; ^a measured at f_s=0.5MHz, OSR=128; ^b measured at G=128; ^c Not include VREF generator.

CONCLUSION

Targeting sensor signals with variable bandwidths and amplitudes, this paper presents a fully bandwidth/power scalable ROIC with a high dynamic range. The proposed ROIC comprises a PGA, a DT A Σ M, and a dynamic BGR. To enable global power scalability, a cascoded frequency-controlled current source is employed to provide static bias currents that scale linearly with the sampling frequency f_s. Furthermore, a bootstrapped switch with an embedded dynamic anti-aliasing filter is proposed. Its cutoff frequency tracks f_s linearly, ensuring stable anti-aliasing and settling performance across the entire scaling range. Fabricated in a 180-nm CMOS process, the proposed ROIC demonstrates robust operation over a $1600\times$ scaling range and achieves a 113.7-dB DR, making it suitable for diverse sensing applications.

ACKNOWLEDGMENT

This work was funded by the National Natural Science Foundation of China (62522409) and the National Key Research and Development Program of China under Grant 2023YFB4405001.

REFERENCES

- [1] Z. Tang et al., "3.4 A 14b 98Hz-to-5.9kHz 1.7-to-50.8 μ W BW/power scalable sensor interface with a dynamic bandgap reference and an untrimmed gain error of $\pm 0.26\%$ from -40°C to 125°C ," in 2024 IEEE International Solid-State Circuits Conference (ISSCC), vol. 67, 2024, pp. 60–62.
- [2] Y. Zhao, M. Zhao, and Z. Tan, "Fully dynamic zoom-ADC based on improved swing-enhanced FIAs using CLS technique with $1250\times$ bandwidth/power scalability," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 6, pp. 1901–1905, 2023.
- [3] R. S. A. Kumar, N. Krishnapura, and P. Banerjee, "Analysis and design of a discrete-time delta-sigma modulator using a cascoded floating-inverter-based dynamic amplifier," *IEEE J. Solid-State Circuits*, vol. 57, no. 11, pp. 3384–3395, 2022.
- [4] Y. Jung et al., "A wide-dynamic-range neural-recording IC with automatic-gain-controlled AFE and CT dynamic-zoom $\Delta\Sigma$ ADC for saturation-free closed-loop neural interfaces," *IEEE J. Solid-State Circuits*, vol. 57, no. 10, pp. 3071–3082, 2022.
- [5] J.-H. Boo et al., "A single-trim switched capacitor CMOS bandgap reference with a 3σ inaccuracy of $+0.02\%$, -0.12% for battery-monitoring applications," *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1197–1206, 2021.
- [6] H. Wang, G. Mora-Puchalt, C. Lyden, R. Maurino, and C. Birk, "A 19 nV/ $\sqrt{\text{Hz}}$ noise 2- μ V offset 75- μ A capacitive-gain amplifier with switched-capacitor ADC driving capability," *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3194–3203, 2017.
- [7] Y. Liu et al., "A 153 μ W 26nV/ $\sqrt{\text{Hz}}$ readout circuit with BW and power scalability using capacitively-coupled chopper floating inverter amplifier embedded in a discrete-time $\Delta\Sigma$ modulator," in 2024 IEEE European Solid-State Electronics Research Conference (ESSERC), 2024, pp. 512–515.
- [8] X. Tang et al., "An energy-efficient comparator with dynamic floating inverter amplifier," *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 1011–1022, 2020.
- [9] X. Wu, Y. Liu, X. Yu, N. N. Tan, and Z. Tang, "27.3 A sub-1V 14b 5.8nW/Hz BW/power-scalable CT sensor interface with a frequency-controlled current source achieving a $225\times$ scalable range," in 2025 IEEE International Solid-State Circuits Conference (ISSCC), vol. 68, 2025, pp. 1–3.
- [10] M. Eberlein, G. Panagopoulos, and H. Pretl, "A 40nW, sub-1V truly 'digital' reverse bandgap reference using bulk-diodes in 16nm FinFET," in 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2018, pp. 99–102.
- [11] B. Razavi, "The bootstrapped switch [a circuit for all seasons]," *IEEE Solid-State Circuits Mag.*, vol. 7, no. 3, pp. 12–15, 2015.
- [12] A. Bakker, K. Thiele, and J. H. Huijsing, "A CMOS nested-chopper instrumentation amplifier with 100-nV offset," *IEEE J. Solid-State Circuits*, vol. 35, no. 12, pp. 1877–1883, 2000.
- [13] Z. Tang, R. Zamparetti, Y. Furuta, T. Nezuka, and K. A. A. Makinwa, "A versatile ± 25 -A shunt-based current sensor with $\pm 0.25\%$ gain error from -40°C to 85°C ," *IEEE J. Solid-State Circuits*, vol. 57, no. 12, pp. 3716–3725, 2022.
- [14] B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," *IEEE J. Solid-State Circuits*, vol. 18, no. 6, pp. 629–633, 1983.
- [15] Q. Fan, F. Sebastiano, J. H. Huijsing, and K. A. A. Makinwa, "A 1.8 μ W 60 nV/ $\sqrt{\text{Hz}}$ capacitively-coupled chopper instrumentation amplifier in 65 nm CMOS for wireless sensor nodes," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1534–1543, 2011.