

A 47.9-71 GHz 3.67-dB NF LNA Exploiting Transformer-Based Enhanced Noise Reduction and Dual Gain-Boosting Technique

Jiaming Piao*, Ran Bu*, Chirn Chye Boon*, and Zhe Liu[#]

*School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore

[#]School of Microelectronics, Tianjin University, Tianjin, China

Email: ECCBoon@ntu.edu.sg

Abstract—This paper proposes a V-band cascode low-noise amplifier (LNA) exploiting transformer-based enhanced noise reduction and dual gain-boosting technique. Unlike prior cascode LNAs, where the condition for noise reduction or gain boosting generally applies to only one transistor, the proposed topology establishes a single condition under which the noise contributions of both the common-source (CS) and common-gate (CG) transistors are reduced simultaneously. Furthermore, by jointly raising the output impedance and the effective transconductance, the proposed approach accomplishes dual gain improvement without adding further active stages. Fabricated in 28 nm CMOS technology, the proposed LNA achieves a peak gain of 23.0 dB at 65.9 GHz, a 3-dB bandwidth of 47.9 to 71.0 GHz, and a measured NF of 3.67 to 4.11 dB while drawing 12.1 mW from a 0.9 V supply and occupying a core area of 0.15 mm².

Keywords—Enhanced noise reduction, dual gain-boosting, CMOS low-noise amplifier (LNA), noise figure (NF), wideband, millimeter-wave (mm-Wave), transformer.

I. INTRODUCTION

Driven by the rapid growth of high-speed wireless systems, the mm-Wave band has become a key enabler for high-data-rate and low-latency WLAN applications [1], [2]. IEEE 802.11ad, operating from 57 to 71 GHz, supports multi-gigabit short-range wireless communication. As a key receiver front-end block, the cascode LNA is attractive for its high gain, good stability, and wide bandwidth. Transformer coupling has been widely employed in mm-Wave cascode LNAs to exploit device parasitics for impedance and noise matching while extending bandwidth and enhancing gain [3]–[5]. However, in these existing cascode LNAs, the condition for gain boosting or noise reduction is specific to a single device rather than the cascode pair. The resulting noise suppression is limited to either the CS or the CG transistor, while gain enhancement is achieved through only a single mechanism, making it difficult to obtain low NF and high gain simultaneously. Moreover, although these works mitigate the noise contribution of the CG transistor, the overall NF improvement remains limited because the CS transistor contributes the dominant noise.




Fig. 1. Schematic of the proposed TF-based enhanced noise reduction and dual gain-boosting LNA.

In this paper, a cascode LNA is proposed that inherently unifies the noise reduction of the CS and CG transistors under a single condition. Moreover, dual gain-boosting is achieved by simultaneously enhancing the effective G_m and the output impedance. The schematic of the proposed LNA is shown in Fig. 1, which consists of two cascode stages followed by one CS output stage. Section II presents the analysis of the enhanced noise reduction and dual gain-boosting technique together with circuit implementation. Section III summarizes the measurement results, and Section IV concludes this paper.

II. CIRCUIT DESIGN

A. Enhanced Noise Reduction Technique

The equivalent model of the proposed LNA is depicted in Fig. 2, where TF2 is replaced by two equivalent inductors and a gate-source feedback amplifier. The equivalent inductors and the feedback coefficient are given by [7]:

This work was supported by the Singapore Ministry of Education Academic Research Fund Tier 2 (MOE-T2EP50123-0005).




Fig. 2. Equivalent circuit model of the proposed LNA.

$$\begin{aligned} L'_{g2} &\approx \frac{L_{g2} + M_{gs2} (1 + C_{sb2} / C_{gs2})}{1 + \omega^2 M_{gs2} C_{sb2}} \\ L'_{s2b} &\approx L_{s2b} + \frac{M_{gs2} (1 + \omega^2 M_{gs2} C_{sb2})}{1 + C_{sb2} / C_{gs2} - \omega^2 L_{g2} C_{sb2}} \\ A_2 &= \frac{\omega L'_{g2}}{1 / \omega C_{gs2} - \omega L'_{g2}} > 0 \end{aligned} \quad (1)$$

where M_{gs2} is the mutual inductance of L_{g2} and L_{s2b} , and C_{gs2} and C_{sb2} are parasitic capacitances of M_2 .

The output noise current is derived as:

$$\overline{i_{n,out}^2} = |A_{n1}|^2 \overline{i_{n1}^2} + |A_{n2}|^2 \overline{i_{n2}^2} \quad (2)$$

where i_{n1} and i_{n2} are the channel noise current of M_1 and M_2 , and A_{n1} and A_{n2} are the noise transfer functions of i_{n1} and i_{n2} . According to [6], if the effect of the primary inductor is ignored, the coupling between L_{g1} and L_{g2} forms a feedback path that cancels the output noise current of M_1 at a certain frequency:

$$A_{n1} = 0 @ \omega_0 = \frac{1}{\sqrt{C_{gs1} (L_{s1} + L_{g1} + 2M_{gs1})}} \quad (3)$$

where M_{gs1} is the mutual inductance between L_{s1} and L_{g1} , and C_{gs1} is the parasitic capacitance of M_1 .

The noise transfer function of i_{n2} is derived as:

$$A_{n2} \approx \frac{Z_{i2} + s(L'_{s2b} + L_{s2a})}{Z_{i2} + s(L'_{s2b} + L_{s2a}) + Z_{o1}} \quad (4)$$

where Z_{i2} is the input impedance looking into the source of M_2 , and Z_{o1} is the output impedance looking into the drain of M_1 . Z_{i2} and Z_{o1} are derived as:

$$\begin{aligned} Z_{i2} &= \frac{1}{(1 + A_2) g_{m2}} \\ Z_{o1} &= r_{o1} + \frac{sL_{s1} + s g_{m1} r_{o1} (M_{gs1} + L_{s1}) + s^3 C_{gs1} (L_{s1} L_{g1} - M_{gs1}^2)}{1 + s^2 C_{gs1} (L_{s1} + L_{g1} + 2M_{gs1})} \end{aligned} \quad (5)$$

At the noise canceling frequency, the denominator of the second term of Z_{o1} becomes zero, leading to an infinite output impedance at the drain of M_1 . Hence, the noise transfer function of i_{n2} equals zero in (4), which means the output noise current of M_2 is blocked by the infinite impedance at the drain of M_1 .

Therefore, the noise reduction of M_1 and M_2 is inherently




Fig. 3. Simulation results of the proposed LNA. (a) Output noise current. (b) Normalized voltage gain of multiple LNA topologies.

unified at a single condition. The noise current of M_1 is canceled by the coupling between L_{g1} and L_{g2} at the frequency given by (3), which also creates a high-impedance node at the drain of M_1 that suppresses the noise current of M_2 . The proposed cascode LNA achieves the noise reduction of the CS and CG transistors simultaneously.

In practice, the primary coil L_{p1} of TF1 in Fig. 2 introduces an additional path that breaks the noise-canceling condition [6]. Nevertheless, the output noise is still reduced around the noise-canceling frequency. Fig. 3 (a) shows the simulated output noise current of the proposed LNA. The output noise currents of M_1 , M_2 , and the overall output noise exhibit a common null at 90 GHz, indicating that the noise currents of M_1 and M_2 are reduced simultaneously. The noise canceling frequency is set 1.5 times the center frequency to leave sufficient margin against other parasitic effects. M_2 contributes significantly less noise than M_1 owing to the high impedance at the drain of M_1 , as given by (4). The black curve illustrates the total output noise with the primary inductor and other parasitic capacitances of the CS stage included. The null disappears due to the additional path, leading to an increase in the output noise. Nevertheless, the in-band noise still exhibits a minimum, which is shifted toward lower frequencies owing to the additional parasitic capacitances.

B. Dual gain-boosting Technique

The tri-coil TF1, consisting of L_{p1} , L_{g1} , and L_{s1} , allows M_1 to operate at a simultaneous CS- and CG mode, thereby boosting the equivalent G_m of M_1 by a factor A_1 compared with the CS mode [6]. A_1 is given by:

$$A_1 \approx \frac{1 + g_{m1} r_{o1} - \omega^2 L_{g1} C_{gs1}}{g_{m1} r_{o1} + \omega^2 L_{s1} C_{gs1}} \frac{M_{ps1}}{M_{pg1}} > 0 \quad (6)$$

where g_{m1} is the transconductance of M_1 . The output impedance of the proposed LNA is derived from the equivalent model in Fig. 2:

$$\begin{aligned} Z_{o2} &\approx r_{o2} + [1 + g_{m2} r_{o2} (1 + A_2)] \\ &\times [Z_{o1} + s(L'_{s2b} + L_{s2a})] \approx g_{m2} r_{o2} (1 + A_2) Z_{o1} \end{aligned} \quad (7)$$

Accordingly, the voltage gain of the proposed LNA is obtained as:

$$A_v = G_{m1} Z_{o2} = (1 + A_1)(1 + A_2) g_{m1} g_{m2} r_{o2} Z_{o1} \quad (8)$$

which features dual gain-boosting relative to conventional cascode LNAs. Fig. 3 (b) depicts the normalized gain of different LNA topologies with respect to the conventional




Fig. 4. Transformer implementation of the proposed LNA input stage.

source-degeneration cascode LNA. The red curve represents the gain when M_1 adopts the tri-coil TF-based G_m -boosting technique. The blue curve represents the gain when M_2 adopts the TF feedback cascode technique. Each technique individually boosts the voltage gain across the operating band. The black curve corresponds to the gain of the proposed dual gain-boosting LNA, which achieves the highest gain among the compared LNA topologies.

C. Circuit and Transformer Implementation

As depicted in Fig. 1, the proposed LNA consists of two cascode gain stages and one CS output stage. For power and bandwidth optimization, the sizes of M_2 and M_4 are set to 1.6 times and 1.2 times that of M_1 and M_3 in stages one and two, respectively. This configuration fully exploits the high gain and wide bandwidth provided by the two cascode stages, while the CS output stage offers a large voltage headroom, thereby optimizing the overall linearity of the LNA. Fig. 4 shows the input stage of the LNA, including the 3D layout of TF1 and TF2. A codirectional transformer structure is adopted for both TF, which improves the low-noise performance of the LNA [6].

The gate and source inductors in TF2 increase the LNA bandwidth in addition to delivering improved noise suppression and gain-boosting. A high-frequency pole resulting from a small inductance L_{g2} increases voltage gain and expands the upper bandwidth. Likewise, adequate total source inductance is needed to create a low-frequency pole to extend the lower bandwidth. However, to realize noise reduction and gain boosting, TF2 requires similar inductance values and a large coupling coefficient between its gate and source inductors. To solve this trade-off, the source inductor of TF2 is split into two segments, where L_{s2b} is placed close to L_{g2} with appropriate inductance to ensure a high coupling coefficient for TF2, and L_{s2a} is positively coupled with L_{s2b} to compensate for the remaining inductance required.

III. MEASUREMENT RESULTS AND COMPARISON

The proposed LNA was fabricated in the TSMC 28 nm CMOS process. The chip micrograph is shown in Fig. 5. The LNA occupies a core area of $560 \times 270 \mu\text{m}^2$. The LNA draws 13.4 mA of current from a supply voltage of 0.9 V, consuming a power of 12.1 mW. Fig. 6 depicts the probe testing diagram and the testing instruments connection configuration. The S-parameters, NF, $\text{IP}_{1\text{dB}}$, and IIP3 were measured using Keysight N5247B PNA-X network analyzer and mm-Wave frequency extender modules N5260-60003.

An on-chip Line-Reflect-Reflect-Match (LRRM) calibration is prepared for S-parameters measurement. The S-parameters




Fig. 5. Chip photograph of the fabricated LNA.




Fig. 6. LNA measurement setup diagram.




Fig. 7. Measurement and post-layout simulation results of the proposed LNA. (a) S-parameters. (b) NF. (c) IIP3 at 66 GHz. (d) $\text{IP}_{1\text{dB}}$ and IIP3.

under 67 GHz are measured by N5247B, and the S-parameters above 67 GHz are measured by N5247B and N5260-60003, as illustrated in Fig. 6. The S-parameters measurement result is displayed in Fig. 7 (a). The LNA reaches a 3-dB bandwidth (BW) of 23.1 GHz from 47.9 to 71.0 GHz with a peak gain of 23.0 dB at 65.9 GHz, which fully covers the 802.11ad band (57 to 71 GHz). The measured S_{11} is better than -10 dB from 47.6 to 76.4 GHz, and the S_{22} is better than -10 dB from 47.9 to 71.2 GHz. The S_{11} and S_{22} remain better than -10 dB within the BW. The NF is measured with N5247B and a noise source (Noisecom NC346VX). As shown in Fig. 7 (b), the measured minimum NF is 3.67 dB at 58.2 GHz, and the NF varies from 3.67 to 4.11 dB over the range from 47.9 to 70 GHz. Fig. 7 (c) shows the measured power sweep curves of fundamental and third-order intermodulation products (IMD3) at 66 GHz. The measured IIP3 is -11.6 dBm at 66 GHz. Fig. 7 (d) shows the IIP3 and $\text{IP}_{1\text{dB}}$ measurement results. The LNA demonstrates an $\text{IP}_{1\text{dB}}$ and IIP3 of above -19.8 and -11.6 dBm.

TABLE I
PERFORMANCE SUMMARY AND COMPARISON WITH STATE-OF-THE-ART V-BAND LNAs

Ref.	This work	TMTT'26 [8]	JSSC'25 [9]	JSSC'24 [10]	MWTL'24 [11]	ESSCIRC'21 [12]	ESSCIRC'21 [13]
Tech.	28 nm CMOS	40 nm CMOS	40 nm CMOS	40 nm CMOS	40 nm CMOS	65 nm CMOS	28 nm CMOS
Topology	2-stage CAS + 1-stage CS Enhanced noise reduction Dual gain-boosting	3-stage CS	2-stage CS	3-stage CS	3-stage CS	4-stage CS	3-stage CAS
Frequency (GHz)	47.9–71.0	50–70.9	70–86	51.6–71.8	70–91	35–50	38.5–60.5
Peak Gain (dB)	23.0	23.1	16.5	22.4	16.4	30.5	18
BW_{eff} (GHz)	23.1	20.9	16	20.2	21	15	19.5
NF (dB)	3.67 ~ 4.11	3.8	4.8	3.78	5.0	4.1	6.2
IP_{1dB} (dBm)	-19.8 ~ -14.5	-14.5	-8.5	-14.2	N.R.	-29	-26
IIP3 (dBm)	-11.6 @ 66.2 GHz	-4.9*	-0.7*	-4.6*	N.R.	-19.4*	-16.4*
V_{DD} (V)	0.9	1.1	1.1	1.1	0.9	1.2	0.9
DC Power (mW)	12.1	33	25	34	20.7	63.6	35
Core area (mm ²)	0.15	0.076	0.085	0.12	0.163	0.47	0.175
FoM	20.3	6.5	2.1	10.5	3.1	5.0	1.4

N.R. = Not Reported. ^a BW_{eff} gain is within 3-dB BW for both $|S_{11}|$ and $|S_{22}| < -10$ dB. *IIP3 is estimated using $IP_{1dB} + 9.6$ dB.

$$FoM = \frac{Gain[lin] \times BW_{eff}[GHz]}{(NF_{min}[lin] - 1) \times P_{dc}[mW]}$$

Table I summarizes the performance comparison between the proposed LNA and prior works. Among the listed designs, the proposed LNA achieves the lowest NF, the widest bandwidth, the lowest power consumption, and the highest FoM, indicating highly competitive overall performance.

IV. CONCLUSION

This paper presents a three-stage single-ended V-band cascode LNA that exploits transformer-based enhanced noise reduction and dual gain-boosting techniques. By establishing a unified condition for simultaneously reducing the noise contributions of the CS and CG transistors while jointly enhancing the effective transconductance and output impedance, the proposed design achieves low NF, high gain, wide bandwidth, and low power consumption. Fabricated in 28 nm CMOS technology, the proposed LNA demonstrates competitive measured performance, making it a promising candidate for V-band mm-Wave receivers targeting IEEE 802.11ad applications.

REFERENCES

- [1] K. Yang *et al.*, "A Hybrid Coupler-First 5GHz Noise-Cancelling Dual-Mode Receiver with +10dBm in-Band IIP3 in Current-Mode and 1.7dB NF in Voltage-Mode," 2022 *IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, USA, 2022
- [2] Z. Liu, R. Jiang and C. C. Boon, "A 0.25–2.7 GHz, 0.6 V, 1.59 mW Auxiliary-Path-Free Noise-Cancelling Low-Noise Amplifier in 28 nm CMOS," 2024 *IEEE European Solid-State Electronics Research Conference (ESSERC)*, Bruges, Belgium, 2024
- [3] G. Feng *et al.*, "Pole-Converging Intrastage Bandwidth Extension Technique for Wideband Amplifiers," in *IEEE Journal of Solid-State Circuits*, vol. 52, no. 3, pp. 769-780, March 2017
- [4] L. Wu, H. F. Leung and H. C. Luong, "Design and Analysis of CMOS LNAs with Transformer Feedback for Wideband Input Matching and Noise Cancellation," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 6, pp. 1626-1635, June 2017
- [5] L. Gao, E. Wagner and G. M. Rebeiz, "Design of E- and W-Band Low-Noise Amplifiers in 22-nm CMOS FD-SOI," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 68, no. 1, pp. 132-143, Jan. 2020
- [6] J. Piao, R. Bu, C. C. Boon, Z. Yang, Y. Liu and Z. Liu, "A 33.2–43.2-GHz 2.17-dB NF LNA Exploiting Tri-Coil Transformer-Based Gm-Boosting and Noise Suppression Technique," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 74, no. 1, pp. 718-730, Jan. 2026
- [7] S. Guo, T. Xi, P. Gui, D. Huang, Y. Fan and M. Morgan, "A Transformer Feedback-Boosting Technique for Gain Improvement and Noise Reduction in mm-Wave Cascode LNAs," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 64, no. 7, pp. 2080-2090, July 2016
- [8] A. Han, D. Tang and X. Luo, "A 50–70.9-GHz LNA With Configured Coupled Transformer Achieving Sub-4 dB NF and 298.6-GHz GBW for 5G NR-FR2-2 and SATCOM," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 74, no. 1, pp. 170-183, Jan. 2026
- [9] C. Han, J. Zhou and X. Luo, "A 70–86-GHz Deep-Noise-Canceling LNA With Dual-Stage Noise Cancellation Using Asymmetric Compensation Transformer and 4-to-1 Hybrid-Phase Combiner," in *IEEE Journal of Solid-State Circuits*, vol. 60, no. 3, pp. 1030-1042, March 2025
- [10] J. Ke, Z. Lin, G. Feng and Y. Wang, "A 52–73-GHz LNA With Tri-Coupled Transformer for Gm Boosting and Enhanced Noise Canceling," in *IEEE Journal of Solid-State Circuits*, vol. 59, no. 3, pp. 668-676, Mar 2024
- [11] Y. Zhang, X. Tang, Z. Wei, X. Feng and F. Huang, "A 58–110 GHz 4.2 dB Minimum NF CMOS LNA With Broadband Simultaneous Noise and Impedance Matching," in *IEEE Microwave and Wireless Technology Letters*, vol. 34, no. 5, pp. 504-507, May 2024
- [12] D. Wei, T. Wu, S. Ma, Y. Chen and J. Ren, "A 35-to-50 GHz CMOS Low-Noise Amplifier with 22.2% -1-dB Fractional Bandwidth and 30.5-dB Maximum Gain for 5G New Radio," *ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)*, Grenoble, France, 2021, pp. 195-198
- [13] R. Akbar, R. A. Shaheen, T. Rahkonen, C. Tze, K. Stadius and A. Parssinen, "A 38.5-to-60.5 GHz LNA with Wideband Combiner Supporting Cartesian Beamforming Architecture," *ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)*, Grenoble, France, 2021, pp. 199-202