

A 1GS/s 13-bit Pipelined ADC with kT/C Noise-Cancelled Charge Sharing and Accurate Early Conversion

Jie Li, Siyuan Ye, Zhuoyi Chen, Yaohui Luan, Linxiao Shen

Peking University, Beijing, China

Email: linxiao.shen@pku.edu.cn

Abstract—This paper presents a 13-bit 1GS/s SAR-assisted pipelined ADC that overcomes the residue-amplifier settling time bottleneck through two key techniques. The proposed kT/C noise-cancelled charge-sharing scheme enables parallel residue amplification with sampling and conversion while relaxing the trade-off among kT/C noise, attenuation, and hardware. The proposed accurate early-conversion scheme further overlaps amplification with the next-stage conversion, achieving early conversion without additional full-scale range calibration or redundancy. Fabricated in 28nm CMOS, the prototype achieves 61.76dB SNDR at Nyquist while consuming 10.24mW, resulting in a Schreier FoM of 168.6dB.

Keywords—SAR-assisted pipelined ADC, residue amplifier, passive residue transfer, charge sharing, parallel quantization

I. INTRODUCTION

Pipelined ADCs are widely adopted in high-speed medium-to-high-resolution applications. Their performance, however, is often limited by the settling requirement of the residue amplifier (RA), which is constrained by two bottlenecks: 1) the serial operation of sampling, conversion, and amplification within each stage, and 2) the inter-stage dependency between residue amplification and the next stage's conversion.

One method to relax these bottlenecks is to parallelize the RA with the same-stage and next-stage operations, but prior solutions incur trade-offs. For the first bottleneck, parallelization requires residue transfer, which introduces kT/C noise: charge sharing [1-2] introduces a kT/C noise determined by the residue-transfer capacitance. Increasing the capacitance reduces the noise but causes signal attenuation, leading to stricter gain and noise requirements for the RA. Ping-pong CDAC [3-4] avoids the signal attenuation by using two residue-transfer capacitor sets, but at the cost of extra hardware and mismatch. In addition, kT/C noise remains and still requires large transfer capacitances.

For the second bottleneck, overlapping the RA with next-stage conversion requires prediction of the RA output before fully settling, which introduces prediction error. The parallel-operation-based method [5] quantizes the non-amplified residue to predict the final RA output, but it requires additional calibration to match the quantization range with the RA full-scale range. The method based on correlated level shifting (CLS) [6] starts conversion after the first phase coarse amplification to accelerate conversion speed. However, due to the gain difference between the two phases, only the very MSB information is obtained, and additional redundancy is required to prevent residue overflow, which limits the speed improvement.

To overcome these trade-offs, this work proposes two key techniques: 1) a kT/C noise-cancelled charge-sharing




Fig. 1. Block and timing diagram of the proposed ADC.

scheme suppresses the kT/C noise during the residue transfer, relaxing the transfer capacitor constraint; and 2) an accurate early conversion method based on open-then-closed correlated level shifting (OCCLS) [7] uses the inherently PVT-robust small-error coarse amplification of OCCLS to enable accurate early conversion. Implemented in a 13-bit 1GS/s pipelined ADC, this design achieves 61.76dB SNDR and a FoM_S of 168.6dB.

II. ADC ARCHITECTURE

Fig. 1 shows the implementation of the 13-bit 1GS/s ADC. It consists of three stages and two RAs, configured as 4b+3b+8b. The kT/C noise-cancelled charge sharing is used in RA₁ and RA₂, while the accurate early conversion is applied in the second stage. One-bit inter-stage redundancy is set between adjacent stages. The reference voltage of the second stage is halved. Combined with the signal attenuation introduced by charge sharing, the effective inter-stage gains are 8 and 4, respectively.

The input is first sampled and converted in the first stage. The residue is then transferred to RA₁ through ~200ps charge sharing with kT/C noise cancellation. RA₁ is allocated about 800ps for amplification using OCCLS. The amplification proceeds in three phases. RA₁ first performs open-loop amplification, followed by capacitor merging to bring the output close to its final value. After the merge phase and before the closed-loop phase, Flash₂ is disconnected from RA₁ to enable early conversion. RA₁ then enters the closed-loop phase with correlated level shifting to further reduce gain error. The open-loop phase duration is background-calibrated by the detect-and-cut loop, as in [7], to maintain a PVT-robust open-loop gain. RA₂ operates in a similar manner, with residue transfer, kT/C noise cancellation, and

OCCLS-based amplification. The third stage employs a 2x time-interleaved 8-bit SAR. With an overall gain of 32 from the preceding stages, the mismatch introduced by interleaving in the third stage is negligible.

By parallelizing residue amplification with both the same-stage and next-stage operations, the proposed architecture extends the amplification time to about 80% of the clock period. This relaxes the RA design and improves efficiency while maintaining PVT-robust inter-stage gain.

III. KT/C NOISE-CANCELLED CHARGE SHARING

Fig. 2 illustrates the proposed kT/C noise-cancelled charge sharing. Conventional approaches suffer from a trade-off among kT/C noise, signal attenuation, and hardware cost. The proposed method breaks this trade-off by introducing a noise-cancellation phase to suppress the kT/C noise, which accounts for about 14% ~ 20% of the total noise in the prior works [1-3]. As a result, a smaller charge-sharing capacitor (200fF) can be used, reducing signal attenuation without additional ping-pong hardware. The reduced attenuation, together with the inherent timing benefit of charge sharing, relaxes the RA requirements in three aspects: 1) longer settling time; 2) larger feedback factor for a given inter-stage gain; and 3) lower input-referred noise contribution from the RA.

The detailed operation is shown in Fig. 3, using RA₁ as an example. C_{S1} (800fF) is the first stage's CDAC. C_{CS1} (200fF) is the charge-sharing capacitor. C_F (40fF) is the feedback capacitor. The auto-zero capacitor of A₁ also serves as the noise-cancellation capacitor C_{ktc} (100fF), avoiding extra hardware. The operation proceeds in three phases as follows. 1) Residue transfer: After the first-stage conversion, C_{S1} and C_{CS1} are merged for passive residue transfer. When ϕ_{samp} falls, the residue V_{res} is sampled onto C_{CS1} with an attenuation of 0.8 (determined by the capacitor ratio), introducing kT/C noise V_{n1} . 2) kT/C noise sampling: When ϕ_{ktc} falls, the amplified noise $A_1 \cdot V_{n1}$ is sampled onto C_{ktc}. 3) Amplification: During ϕ_{amp} , the noise stored on C_{ktc} cancels V_{n1} on C_{CS1}, thereby cancelling the kT/C noise at the input of A₂.

Unlike conventional kT/C noise cancellation schemes [8-9], which need to handle a varying input and face a risk of amplifier saturation, the proposed scheme operates with a DC input. This avoids saturation and decouples gain and noise optimization from bandwidth constraints. An alternative switching mode overlaps ϕ_{samp} with ϕ_{ktc} , deliberately disabling noise cancellation. This mode is used for measurement purposes to enable direct on/off comparison.

For the third stage, due to the inter-stage gain of RA₁ and RA₂, the noise and inter-channel mismatch are suppressed, and the CDAC size is not limited by kT/C noise. Therefore, a ping-pong charge sharing scheme is adopted to extend the conversion time, as shown in Fig. 4. The RA₂ output is first sampled onto C_{CS3} and then transferred to the two interleaved SAR ADCs through 100ps charge sharing. Compared to directly sampling onto the SAR CDAC, this scheme allows the SAR conversion to proceed without waiting for RA₂ amplification. As a result, the conversion time is extended to about 1.8x the clock period. The only cost is signal attenuation, which is negligible in the last stage. This




Fig. 2. Comparison of the conventional charge sharing, ping-pong CDAC, and the proposed kT/C noise-cancelled charge sharing.




Fig. 3. Circuit and timing diagrams of the proposed kT/C noise-cancelled charge-sharing scheme.




Fig. 4. Circuit and timing diagrams of the third-stage ping-pong charge-sharing scheme.

approach relaxes the conversion speed requirement and simplifies the third stage's clock generation.

IV. ACCURATE EARLY CONVERSION

To parallelize the RA with the next-stage conversion, an accurate early-conversion scheme is proposed based on the three-phase OCCLS. The key idea is to perform conversion after the open-loop and merge phase, before full settling. OCCLS enables this by ensuring a small gain error after the merge phase through its built-in self-tuning loop, which only consists of a comparator, a charge pump, and a voltage-




Fig. 5. Waveform and circuit schematic of the proposed accurate early conversion.




Fig. 6. Circuit implementation of the speed-enhanced OCCLS amplifier (closed-loop phase) and simulation results.

controlled delay line. As a result, the early-conversion accuracy requirement is satisfied without additional full-scale range calibration or redundancy.

The operation, shown in Fig. 5, consists of three phases. 1) In the open-loop phase, Flash₂ and CDAC₂ sample the RA₁ output. 2) In the merge phase, charge redistribution among C_{cls}, CDAC₂, Flash₂, and C_F brings the output close to its final value, after which Flash₂ is disconnected to start conversion. 3) In the closed-loop phase, RA₁ performs correlated level shifting to further reduce gain error while Flash₂ completes the conversion. CDAC₂ then switches directly after the closed-loop phase.

To fit OCCLS operation within the 800ps amplification window, two techniques are used to accelerate the open-loop amplification and the switching between phases, as shown in Fig. 6. First, a neutralization capacitor C_{neut} is introduced to partially cancel the feedback introduced by C_{gd}. Without C_{neut}, the feedback reduces the effective gain of A₁ and limits its contribution during the later part of the open-loop phase, leaving the slower A₂ to dominate the later amplification. With C_{neut}, the feedback is reduced, allowing A₁ to maintain a higher effective gain and continue contributing to the amplification throughout the open-loop phase, which shortens the open-loop phase. Precise matching of C_{neut} is not required, as even partial compensation can also improve the




Fig. 7. Measured output spectrum with low frequency and Nyquist inputs (65,536-point FFT, 27x decimated).




Fig. 8. Measured SFDR/SNDR vs. input frequency and sampling frequency.




Fig. 9. Measured SFDR/SNDR vs. temperature and supply voltage.




Fig. 10. Power breakdown.




Fig. 11. Die Photo.

open-loop speed. Second, a clock booster [10] is used to reduce the on-resistance and parasitic capacitance of critical switches, further improving speed.

V. MEASUREMENT RESULTS

The flash offset is calibrated via on-chip DAC, while CDAC mismatch and inter-stage gain errors are digitally corrected. All calibrations are performed once in the foreground and remain fixed during measurement.

Fig. 7 shows the output spectrum for low-frequency and Nyquist inputs, with the kT/C noise cancellation enabled and disabled. It demonstrates an SNDR improvement of about 2dB. Fig. 8 plots the measured SFDR and SNDR versus input frequency and sampling rate. Fig. 9 shows the SNDR variation is within 1.5dB over temperature and within 2dB under a $\pm 10\%$ supply variation.

Fabricated in a 28-nm process, the ADC occupies 0.045mm^2 and consumes 10.24mW . The power breakdown and a die photo are shown in Fig. 10 and Fig. 11. Table I compares this work with prior ADCs employing passive residue transfer. Despite using a small residue-transfer capacitor of 200fF, this work achieves 61.76dB SNDR and 168.6dB FoMs, representing higher power efficiency. The proposed technique enables faster CLS operation, achieving 5x speed enhancement compared to conventional CLS (Fig. 12), while maintaining PVT robust inter-stage gain at 1GS/s.

VI. CONCLUSION

This paper presents a 13-bit 1GS/s pipelined ADC with extended amplification time through parallel residue amplification and next-stage conversion. A kT/C noise-cancelled charge-sharing technique is proposed to relax the residue transfer capacitor constraint and reduce signal attenuation. An accurate early-conversion scheme based on OCCLS enables early conversion before RA full settling without additional full-scale range calibration or redundancy. Implemented in a 28-nm process, the ADC achieves 61.76dB SNDR and a FoMs of 168.6dB. These results demonstrate the effectiveness of the proposed techniques for improving the efficiency of high-speed pipelined ADCs.

ACKNOWLEDGMENT

This work was supported by the National Natural Science Foundation of China (No. 62474004).

REFERENCES

- [1] Y. Shen et al., "A 12-bit 1.5-GS/s Single-Channel Pipelined SAR ADC With a Pipelined Residue Amplification Stage," in *IEEE Journal of Solid-State Circuits*, vol. 60, no. 1, pp. 260-271, Jan. 2025.
- [2] H. Huang, S. Sarkar, B. Elies and Y. Chiu, "28.4 A 12b 330MS/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving <1dB SNDR variation," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2017, pp. 472-473.
- [3] X. Zhao et al., "A 13b 2GS/s Time-Domain Pipelined ADC with Split-CDAC Ping-Pong Residue Transfer and PVT-Robust Self-Tracker Time Amplifier," 2025 IEEE Custom Integrated Circuits Conference (CICC), Boston, MA, USA, 2025, pp. 1-3.
- [4] Chin-Yu Lin and Tai-Cheng Lee, "A 12-bit 210-MS/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique," 2014 Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, HI, USA, 2014, pp. 1-2.

TABLE I. COMPARISON WITH THE ADC USING PASSIVE RESIDUE TRANSFER

	This work	JSSC 25 Y. Shen [1]	ISSCC 17 H. Huang [2]	CICC 25 X. Zhao [3]	VLSI 14 C. Lin [4]
Architecture	Pipe SAR	Pipe SAR	Pipe SAR	TD Pipe	Pipe SAR
Process [nm]	28	28	65	28	65
Supply [V]	0.9	0.9/1.0	1.3	1.0	1.0
Resolution	13	12	12	13	12
fs [GS/s]	1	1.5	0.33	2	0.21
Passive residue transfer type	kT/C noise-cancelled charge sharing	Charge sharing	Charge sharing	Ping-pong CDAC	Ping-pong CDAC
Input swing [V_{DD}]	1.4	1.5	2.4	0.9	1.6
Signal attenuation	0.8	0.5	0.77	1	1
Sample cap size [fF]	800	512	1000	2000	2000
Residue transfer cap (C_{RT}) size [fF]	200	512	300	750	500
kT/C noise cancellation	yes	no	no	no	no
kT/C noise from residue transfer (nV^2) *	64.7	64.7	46.6	11.0	16.6
SFDR @ Nyq. [dB]	76.8	77	74.5	75.8	70.7
SNDR @ Nyq. [dB]	61.76	59.8	58.5	63.5	62.8
Residue transfer kT/C noise contribution [%]	26.4	16.3	14.5	20.7	5.3
Power [mW]	10.24	10.24	21.3	6.23	32.2
FoM ₀ [fJ/conv.-step]	10.2	12.8	20.7	15.4	14.3
FoM _S [dB]	168.6	166.7	164.0	167.7	163.1

*: calculated as $2kT/C_{RT}/(A_{\text{attenuation}})^2$




Fig. 12. Comparison of FoMs between this work and other SAR-assisted pipelined ADCs.

- [5] Y. Cao et al., "24.2 A 14b 1GS/s Single-Channel Pipelined ADC with A Parallel-Operation SAR Sub-Quantizer and A Dynamic-Deadzone Ring Amplifier," 2025 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2025, pp. 430-432.
- [6] T. -C. Hung, J. -C. Wang and T. -H. Kuo, "16.4 A Calibration-Free 71.7dB SNDR 100MS/s 0.7mW Weighted-Averaging Correlated Level Shifting Pipelined SAR ADC with Speed-Enhancement Scheme," 2020 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2020, pp. 256-258.
- [7] S. Ye et al., "9.1 A 2mW 70.7dB SNDR 200MS/s Pipelined-SAR ADC with Continuous-Time SAR-Assisted Detect-and-Skip and Open-then-Close Correlated Level Shifting," 2024 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2024, pp. 168-170.
- [8] R. Kapusta, H. Zhu and C. Lyden, "Sampling Circuits That Break the kT/C Thermal Noise Limit," in *IEEE Journal of Solid-State Circuits*, vol. 49, no. 8, pp. 1694-1701, Aug. 2014.
- [9] J. Liu, X. Tang, W. Zhao, L. Shen and N. Sun, "16.5 A 13b 0.005mm² 40MS/s SAR ADC with kT/C Noise Cancellation," 2020 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2020, pp. 258-260.
- [10] M. Gu, Y. Tao, X. He, Y. Zhong, L. Jie and N. Sun, "A 3.7mW 11b 1GS/s Time-Interleaved SAR ADC with Robust One-Stage Correlation-Based Background Timing-Skew Calibration," ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC), Lisbon, Portugal, 2023, pp. 145-148.
- [11] J. -C. Wang and T. -H. Kuo, "A 0.82mW 14b 130MS/S Pipelined-SAR ADC With a Distributed Averaging Correlated Level Shifting (DACLS) Ringamp and Bypass-Window Backend," 2022 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2022, pp. 162-164.