

A 224-Gb/s Linear TIA in 28-nm CMOS Co-Packaged with SiPh Photodiode

Jianyu Yang*, Feiyang Zhang*, Ruixuan Yang*, Wenxin Zhang*, Tonghui Wang*,
Liang Zhao*, Zetong Zhang*, Wei Liu[#], Li Geng*, and Dan Li*

Email: dan.li@xjtu.edu.cn

*Xi'an JiaoTong University, Xi'an, China.

[#] Bohr & Planck Laboratory, Huawei Technology Co.,Ltd

Abstract—This paper presents a 224-Gb/s linear transimpedance amplifier (TIA) fabricated in a standard 28-nm CMOS process co-packaged with a silicon photonic photodiode. The low-bandwidth 3-stage front-end TIA employs Inverter-G_m for effective gain control. The S2D equalizer exercises single-to-differential conversion, differential phase alignment, and frequency equalization all at once. A voltage-aligned complementary cascade (VACC) is proposed to achieve large bandwidth, high gain, high linearity, and convenient DC coupling. The TIA achieves a transimpedance gain of 52.7-72.8 dBΩ, an O-E bandwidth of 52 GHz, and an input-referred noise density of 21.4 pA/√Hz while consuming 276 mW (1.23 pJ/bit).

Keywords—CMOS, Trans-impedance Amplifier (TIA), Gain Control, Co-Packaged Optics (CPO), Linear Receiver

I. INTRODUCTION

The demand for high bandwidth and high data rates driven by generative artificial intelligence (AI) and large-scale computing clusters is pushing the lane signaling rate to 200 Gb/s+. For high-speed transmission, optical links have become the essential means for scaling the computing fabric in AI factories [1]. This technology imposes demanding requirements on the analog front-end circuits of optical receivers, including wide dynamic range, large bandwidth, low noise, and high linearity, all at low power consumption. In general, transimpedance amplifiers (TIAs) based on the SiGe process have become the mainstream and mature solution in 200-Gb/s links [2-3]. However, their disadvantages in power efficiency, cost, scalability, and the degree of integration with back-end CMOS digital cores are issues that AI factories wish to avoid. As a result, CMOS-based TIAs are becoming indispensable for next-generation high-speed optical receivers.

Most reported CMOS TIAs operate up to 112 Gb/s [4-6]. A CMOS optical receiver capable of operating at 226 Gb/s+ PAM-4 has been reported [7], yet with no circuit design details disclosed. In this work, we present a 224-Gb/s linear TIA implemented in a standard 28-nm CMOS technology, which overcomes the critical challenges associated with bandwidth, noise, and linearity performance without the need for more advanced and costly process. In addition, the TIA is co-designed, and 3D stacked on the silicon photonic (SiPh) photodiode, forming a 224-Gb/s receiver co-packaged optics (CPO).

II. CIRCUIT DESIGN

Fig. 1 illustrates the architecture of the optical receiver proposed in this paper. On the TIA RF path, the front-end (FE) stages are based on CMOS inverter (INV) using SVT




Fig. 1. 224Gb/s CMOS linear TIA architecture.

MOSFET, comprising a variable-gain FE-TIA and a single-ended to differential converter (S2D), biased at a supply voltage of 1.4V to achieve a large f_T [8]. The FE-TIA is designed with a partial bandwidth approach, which is then recovered by following S2D. This bandwidth scheme allows for a low-noise FE [9]. The FE-TIA adopts a 3-stage high-gain amplifier for high transimpedance gain. To meet the performance requirements of the FE over a wide input range, an inverter-G_m-based gain control circuit for FE-TIA is designed to maintain linearity. The S2D stage is designed to incorporate single-to-differential conversion, differential phase alignment, and frequency equalization altogether, forming an S2D equalizer (S2D-EQ). The Voltage-Aligned Complementary Cascode (VACC) is proposed and used to form the backend (BE) circuit, which comprises a Gilbert variable-gain amplifier (Gil-VGA), two main amplifier (MA) gain stages, a pre-output driver (Pre-Drv), and an output driver (Drv). Two independent automatic gain control (AGC) loops are equipped for both the FE and BE, respectively, to realize optimal gain control. The input DC cancellation (IDCC) and DC offset cancellation (DCOC) loops are utilized to draw the




Fig. 2. Proposed three-stage TIA with gain control.




Fig. 3. (a) Architecture of the Proposed S2D-EQ; (b) Equalization capability comparison of the S2D-EQ; (c) Frequency response of S2D-EQ affected by Buf.

DC photocurrent and eliminate the offset, ensuring an aligned DC operating point. An LDO is employed to guard the supply for the single-ended FE. Another LDO featuring an integrated received signal strength indicator (RSSI) provides high-quality bias for the SiPh photodiode.

The variable-gain FE-TIA is shown in Fig. 2. To reach high gain, a three-stage amplifier-based TIA architecture is employed, which allows for the installation of a large feedback resistor (R_F) of 500 Ω . The first stage A_1 adopts a 6 $\times$ -sized inverter to provide a large G_m for noise reduction as well as high gain. The two serial inductors L_1 and L_2 elevate the main pole at the TIA input and the amplifier main pole at the A_1 output. The subsequent two low-gain stages, A_2 and A_3 extend the bandwidth of the TIA core amplifier with the help of the two shunt inductors L_3 and L_4 . For a wide input dynamic range, the gain control circuit in FE-TIA comprises a MOSFET variable resistor R_g and a dedicated inverter G_m unit to form a low-impedance path. At large signal input, the R_g is gradually turned on to steer part of the input signal current from the main TIA path into the inverter- G_m unit. Compared with the dummy TIA loading [4] for gain control, the proposed scheme realizes lower input impedance and enables a wider gain tuning range, evident in Fig. 2. This FE-TIA achieves a 10-dB transimpedance gain tuning range, from 53 dB Ω to 43 dB Ω . In the meantime, as the gain control circuit reduces the input impedance, the FE-TIA bandwidth also boosts undesirably, defying the bandwidth compensation scheme between the FE-TIA and the S2D-EQ. Therefore, a variable trimming capacitor C_g is inserted at the TIA input to compensate for bandwidth variations across different gain settings.

Fig. 3(a) shows the proposed S2D-EQ. We draw on the signal interpolation architecture proposed in [6] and present a G_m -linearized summer (GLS), which ensures consistent gain and bandwidth across both ends of the differential output while improving linearity. To realize the equalization in S2D, we introduce a three-stage shunt peaking based on a high-bandwidth G_m - G_m cell, and the S2D achieves 5 dB of peaking at 42 GHz, as shown in Fig. 3(b). Meanwhile, to reduce the loading from S2D seen by the TIA, an extra G_m - G_m stage is placed at the input of the S2D, which serves as the output




Fig. 4. (a) Proposed Voltage-Aligned Complementary Cascode (VACC) architecture; (b) Architecture of the BE; (c) Pcas frequency response.

buffer of the FE-TIA and extends the overall 3-dB bandwidth of the FE to 41 GHz, evident in Fig. 3(c).

The CML-based BE is employed to improve signal integrity and reject common-mode noise. However, conventional CML stages suffer from Miller capacitance, making it difficult to reach high bandwidth. In addition, the low supply voltage doesn't allow sufficient bias voltage to attain high transistor f_T . In light of this, we propose the Voltage-Aligned Complementary Cascode (VACC) to realize high gain, high bandwidth, as well as high linearity. Equally important, its aligned input-output common-mode voltage allows for easy multi-stage DC coupling. As shown in Fig. 4(a), the VACC comprises a Pcas stage and an Ncas stage, both with cascode transistors to shield the Miller capacitance for high bandwidth. Simulation confirms very close f_T between NMOS and PMOS transistors at 28 nm CMOS, which mitigates speed-related concerns. The Pcas shifts the voltage up while the Ncas shifts the voltage down, forming aligned DC voltages. The supply voltage is also elevated to




Fig. 8. Measured output eye diagrams.

diagrams. With feed-forward equalization (FFE) enabled, clear 112-GBaud PAM-4 eye diagrams are obtained for various input conditions.

Fig. 9 shows the measured total harmonic distortion (THD) with various input currents using R&S FSV3000 signal and spectrum analyzer and Arbitrary Waveform Generator (AWG) at 2 GHz, showing THD less than 3% at 1 mA_{pp}. The noise performance was characterized using a Keysight N1046A sampling oscilloscope. With the ambient noise subtracted, the measured output voltage noise amplitude is 21.3 mV, which translates to an input-referred noise density (IRND) of 21.4 pA/√Hz.

Table I comprehensively compares this work with recently reported high-speed transimpedance amplifiers for Intensity Modulation with Direct Detection (IMDD). The results show that this work doubles the data rate compared to similar CMOS-based TIAs, yet with less power consumption than SiGe implementations. Overall, this study successfully realizes a full-blown implementation targeting actual application and verifies the engineering feasibility of realizing




Fig. 9. Measured THD performance.

TABLE I. COMPARISON OF STATE-OF-THE-ART TIAs

	2025 JLT [2]	2024 CICC [4]	2023 JSSC [5]	2025 ISSCC [6]	This work
Technology	55 nm SiGe	22nm FDSOI	16nm FinFET	28nm CMOS	28nm CMOS
Supply (V)	2.5	1.8	0.9	1/1.2	1.4
Data rate (Gb/s)	256	112	112	112	224
BW (GHz)	62	28	32	29.5	52
Max Z _t (dBΩ)	76.8	74	63	62	72.8
Min Z _t (dBΩ)	N/A	47	54	<52	52.7
THD (%)	N/A	<4@I _{pp} =2.5mA _{pp}	<8@I _{pp} =670μA _{pp}	<5@I _{pp} =450μA _{pp}	<3@I _{pp} =1mA _{pp}
Power (mW)	500	155	77	68.2	276
IRDN (pA/√Hz)	N/A	11	16.9	16	21.4
Power Efficiency (pJ/bit)	1.95	1.38	0.69	0.61	1.23

a 224-Gb/s linear TIA in planar CMOS technology, with a balanced trade-off among bandwidth, gain, noise, and linearity with reasonable energy efficiency.

IV. CONCLUSION

This paper successfully demonstrates a 224-Gb/s variable-gain, linear transimpedance amplifier (TIA) fabricated in a standard 28-nm planar CMOS process, with an input-referred noise density (IRND) of 21.4 pA/√Hz, and its energy efficiency is 1.23pJ/bit. Realized in a CPO chiplet, its balanced overall performance demonstrates the promising application potential in high-speed optical interconnects for future AI factories.

REFERENCES

- [1] C. Corporation, "Ciena Global Survey Explores Networking Needs for AI Era." Accessed: Nov. 08, 2025. [Online]. Available: <https://www.ciena.com/about/newsroom/press-releases/global-survey-explores-networking-needs-for-ai-era>
- [2] J. Declercq et al., "Analog Demultiplexing 128-GBd Optical Receiver Integrating a Traveling-Wave TIA and a Current-Mode Sampling Front-End," in *Journal of Lightwave Technology*, vol. 43, no. 13, pp. 6250-6257, 1 July 1, 2025.
- [3] Y. Gu et al., "A 160 Gb/s PAM-4 Optical Receiver Using a Fully Differential Transimpedance Amplifier in SiGe BiCMOS," in *Journal of Lightwave Technology*, vol. 42, no. 23, pp. 8237-8244, 1 Dec. 1, 2024.
- [4] M. Parvizi et al., "A 11 pA/√Hz TIA with +15dB input OMA Range for 112Gb/s PAM4 Optical Links in 22nm FDSOI," 2024 IEEE Custom Integrated Circuits Conference (CICC), Denver, CO, USA, 2024, pp. 1-2.
- [5] D. Patel, A. Sharif-Bakhtiar and T. C. Carusone, "A 112-Gb/s —8.2-dBm Sensitivity 4-PAM Linear TIA in 16-nm CMOS With Co-Packaged Photodiodes," in *IEEE Journal of Solid-State Circuits*, vol. 58, no. 3, pp. 771-784, March 2023.
- [6] Y. Zhang et al., "36.6 A 112Gb/s 0.61pJ/b PAM-4 Linear TIA Supporting Extended PD-TIA Reach in 28nm CMOS," 2025 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2025, pp. 1-3.
- [7] M. Parvizi et al., "Multi-rate PAM4 Silicon Photonic Based Receiver Assembly with -10dBm Idcc Sensitivity at 226Gb/s/λ and 125mW/Ch CMOS TIA," 2025 Optical Fiber Communications Conference and Exhibition (OFC), San Francisco, CA, USA, 2025, pp. 1-3.
- [8] S. Ma et al., "A 85-Gb/s PAM-4 TIA With 2.2-mA_{pp} Maximum Linear Input Current in 28-nm CMOS," in *IEEE Solid-State Circuits Letters*, vol. 7, pp. 50-53, 2024.
- [9] D. Li et al., "A Low-Noise Design Technique for High-Speed CMOS Optical Receivers," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 6, pp. 1437-1447, June 20