top of page

PARALLEL SESSION

A1L-C

Time-interleaved high-speed ADCs Session

SALA ALBENIZ

TUESDAY - 8 September | 11:00 - 13:00

CHAIRS

Claudio Nani, Liang Qi

SESSION PROGRAM

11:00 - 11:20

A 12b 25GS/s Time-Interleaved SAR ADC with 4x Oversampling and TDC-Assisted Conversion in 7nm FinFET

Jiazhen Ni, Minqing Cai, Chen Chen, Zhanpeng Yang, Xinrong Hu, Gaofeng Jin, Bao Luo, Biao Wang, Yufeng Yao, Xiang Gao...

11:20 - 11:40

A Reconfigurable 16/20 GS/s 7/6 ENOB Voltage/Time Hybrid ADC with Embedded Time Amplifier and VTC Time Borrowing Achieving 150.6/148.1 dB Schreier FoM

Mostafa Toubar, Juzheng Liu, Khaled Hassan, Maysara Hamada, Mike Shuo-Wei Chen

11:40 - 12:00

An 8GS/S 8b Time-Interleaved SAR ADC with Ping-Pong Voltage/Time Domain Comparators and Metastability Correction

Zhuoyi Chen, Jie Li, Xinhang Xu, Jihang Gao, Linxiao Shen

12:00 - 12:20

A 12-Bit 2-GS/s 2× TI Pipelined-SAR ADC Using a Passive T/H with kT/C Cancellation and Pre-Sampling Bootstrap

Peng Wang, Jie Sun, Lei Qiu

12:20 - 12:40

A 12-Bit 2-GS/s TI Pipe-SAR ADC with Optimized Signal Distribution and Fully On-Chip Calibrations

Alessia Ceroni, Michele Rocco, Giacomo Tombolan, Gabriele Zanoletti, Gabriele Be, Luca Ricci, Salvatore Levantino, An...

12:40 - 13:00

A 13-Bit 1-GS/s Pipelined-SAR ADC with Adaptive Amplification Time Calibration for an Open-Loop Integrating Amplifier

Dengquan Li, Zecheng Zhou, Longsheng Wang, Xinyang Yan, Hongzhi Liang, Yi Shen, Zhangming Zhu

bottom of page